Problem in converting for loop in matlab into vhdl code
Mostrar comentarios más antiguos
I am trying to implement sigmoid function by converting it from matlab into vhdl. Since , sigmoid function is not supported by hdl coder, I am using following code:
function [ g ] = sigmoid_exp( z )
y = 1;
for I = 1:z
y = y * 2.718;
end
y = 1 / y;
g = 1.0 / (1.0 + y);
end
But I am getting this error: Found an unsupported unbounded loop structure. This loop may be user written or automatically generated due to the use of specific vector expressions or functions. For more information on unsupported loop structures, please refer to the documentation.
I know it can be directly implemented in vhdl but I want to know about this error.
Thankyou
Respuesta aceptada
Más respuestas (0)
Categorías
Más información sobre AMD FPGA and SoC Devices en Centro de ayuda y File Exchange.
Productos
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!