Borrar filtros
Borrar filtros

Characterisation error in HDL code generation?

9 visualizaciones (últimos 30 días)
Dylan Jackway
Dylan Jackway el 6 de Oct. de 2024
Comentada: Steven Hatcher el 7 de Oct. de 2024
When generating RTL code for VHDL for an Artix-7 using FPGA-In-The-Loop, I'm met with these error messages and only the first section of the design is characterised. The critical path is given as 0ns.
Unexpected error during HDL Code Generation.
Contact support@mathworks.com with reproduction steps.
Assertion failed with debug message:
B:\matlab\src\cgir_hdl\target_analysis\ParameterizedDatabaseReader.cpp:101:paramChar
Error in characterization.readCharacterizationData
Error in slhdlcoder.HDLCoder/runPIRTransformAndCodegen
Error in slhdlcoder.HDLCoder/makehdl
Error in downstream.DownstreamIntegrationDriver/runGenerateRTLCodeAndTestbench
Error in runGenerateRTLCodeAndTestbench
Error in Simulink.ModelAdvisor/executeCheckCallbackFct
Error in Simulink.ModelAdvisor/run
Error in Simulink.ModelAdvisor/runCheck
Error in ModelAdvisor.Node/runTaskAdvisor'
  1 comentario
Steven Hatcher
Steven Hatcher el 7 de Oct. de 2024
Hi Dylan,
  1. What release are you using?
  2. Are you specifying a custom timing database you generated using genhdltdb with TimingDatabaseDirectory?
Steven

Iniciar sesión para comentar.

Respuestas (1)

Kiran Kintali
Kiran Kintali el 7 de Oct. de 2024
Editada: Kiran Kintali el 7 de Oct. de 2024
This is an unexpected error. What version of MATLAB are you using?
Can you share the model? Do not hesitate to reach out to tech support for a workaround. Thanks

Categorías

Más información sobre Code Generation en Help Center y File Exchange.

Productos


Versión

R2024a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by