Community Profile

photo

Adil Zafar


Last seen: 4 meses ago Active since 2022

Statistics

  • Thankful Level 1

View badges

Content Feed

View by

Question


Why is my FFT HDL Optimized block running slower in FIL than Simulink?
Hello, I am trying to run a FFT model on a Basys3 FPGA board using HDL Coder from Matlab. I am using the FPGA-in-the-loop appli...

6 meses ago | 1 answer | 0

1

answer