photo

Bo


Con actividad desde 2012

Followers: 0   Following: 0

Mensaje

Estadística

  • Thankful Level 1
  • First Answer

Ver insignias

Feeds

Ver por

Pregunta


Sequential logic or combinational logic
Dear all, I have met a problem. It is that timing constraint is not satisfied when my design runs under a very high clock fre...

alrededor de 12 años hace | 2 respuestas | 0

2

respuestas

Pregunta


Rate transition problem using upsample,repeat or rate transition block for generating HDL code
Dear all, I wanna change the rate of a signal from slow stepsize to fast stepsize. For instance, there is a sine signal. Its ...

alrededor de 12 años hace | 0 respuestas | 0

0

respuestas

Pregunta


Problem of reciprocal building block in hdl code generation
Dear all, I used a periodic signal (Ts is period) as the input signal of the reciprocal of square root building block in simu...

alrededor de 12 años hace | 1 respuesta | 0

1

respuesta

Respondida
Why does the Fixed Point Advisor show a Trigonometric function as unsupported when using CORDIC approximation?
I also faced this problem when I used fixed point advisor & fixed point tool. Finally, I manually defined all bit widthes so as ...

alrededor de 12 años hace | 0

Pregunta


Problem in conversion from model to VHDL/Verilog HDL
Dear all Recently, I built up a model by basic blocks and stateflow in hdllib.Functional simulation results of floating point...

más de 12 años hace | 1 respuesta | 0

1

respuesta