mapPort(hFPGA, hDUTPorts)
maps the DUT port or ports in the generated HDL IP core to the AXI4 interface. You create
the DUT port objects as an object array by using the hdlcoder.DUTPort
object.
You can also select a web site from the following list
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.