Main Content

Optimization

Resource usage, clock speed, chip area, latency

Filter Design HDL Coder™ provides filter optimization options to improve speed or area of the hardware implementation of the generated HDL code. The default filter implementation is a fully parallel architecture with multipliers included. Use these optimizations to modify the implementation of your filter in HDL:

Functions

hdlfilterdainfoDistributed arithmetic information for filter architectures
hdlfilterserialinfoSerial partition information for filter architectures

Properties

HDL Optimization PropertiesOptimize speed or area of generated HDL code

Topics

Featured Examples

Go to top of page