Main Content
Clocked Reset-Dominant SR-Latch
This example shows how to model a Reset-dominant SR-Latch from Simscape™ Electrical™ logic components. Initial conditions are passed to the relevant AND gates via the initialization commands of the switches.
Model
Simulation Results from Simscape Logging
The plots below show the inputs and outputs for the Reset-Dominant SR-Latch. Both inputs to the SR-Latch are set high, and Q follows the opposite to the pulse signal. Output Q changes everytime the pulse is modified. The output ~Q stays low.
You can also select a web site from the following list
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
Asia Pacific
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)