Simulink automatically generates Verilog. How should it run on FPGA

1 visualización (últimos 30 días)

wang el 21 de Mzo. de 2023

Editada: wang el 21 de Mzo. de 2023

I have generated Verolig from part of the module, how do I run this part of Verilog on the FPGA?

“bufen”This subsystem has generated Verilog.And need to measure the time used to run on FPGA.

I plan to run the original algorithm on MATLAB and only this small part on FPGA.

Más información sobre System on Chip (SoC) en Help Center y File Exchange.

R2022a

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by