How to apply constraints on test signals being generated by Design Verifier?
1 visualización (últimos 30 días)
Mostrar comentarios más antiguos
Tushar Agarwal
el 18 de Jul. de 2016
Comentada: Ramin Noruzi
el 1 de Jul. de 2019
I am trying to generate test cases for increased model coverage of a model, using design verifier. The problem is that some test cases generated by Design verifier have impractical negative values for signals that cannot be negative in reality. Is there a way to apply any constraints to test cases generated by Design Verifier?
0 comentarios
Respuesta aceptada
Deepak
el 9 de Nov. de 2017
Hi Tushar,
The signals in the test cases can be constrained by using ‘Test Condition’ block from Simulink Design Verifier library. The following demo will be more helpful in understanding the functionality of this block.
sldvdemo_debounce_testconblk
The additional information of this block is available on the documentation page:
1 comentario
Ramin Noruzi
el 1 de Jul. de 2019
So I try to use SLDV to evaluate a chart. Inputs and outputs of this chart are Enumerations, Is there a way to put a data type constraints for SLDV? Because now it just makes double for inputs and outputs consequently its not able to decide.
Más respuestas (0)
Ver también
Categorías
Más información sobre Best Practices for Simulink Design Verifier Analysis en Help Center y File Exchange.
Productos
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!