Devendra Bhave
MathWorks
Followers: 0 Following: 0
I am a Senior Software Engineer at MathWorks. My major responsibilities are Simulink Design Verifier and verification and validation workflows.
DISCLAIMER: Any advice or opinions here are my own, and in no way reflect that of MathWorks.
Estadística
0 Preguntas
6 Respuestas
1 Archivo
CLASIFICACIÓN
7.420
of 295.467
REPUTACIÓN
6
CONTRIBUCIONES
0 Preguntas
6 Respuestas
ACEPTACIÓN DE RESPUESTAS
0.00%
VOTOS RECIBIDOS
0
CLASIFICACIÓN
15.001 of 20.234
REPUTACIÓN
11
EVALUACIÓN MEDIA
4.00
CONTRIBUCIONES
1 Archivo
DESCARGAS
4
ALL TIME DESCARGAS
48
CLASIFICACIÓN
of 153.912
CONTRIBUCIONES
0 Problemas
0 Soluciones
PUNTUACIÓN
0
NÚMERO DE INSIGNIAS
0
CONTRIBUCIONES
0 Publicaciones
CONTRIBUCIONES
0 Público Canales
EVALUACIÓN MEDIA
CONTRIBUCIONES
0 Temas destacados
MEDIA DE ME GUSTA
Feeds
Enviada
Test Suite Extender
Increase model coverage using Simulink Design Verifier incrementally
6 meses hace | 4 descargas |
Set design verifiers parameters programmatically
Use parameter DVMaxProcessTime to set maximum analysis time. You must save the model before calling sltest.testmanager.createTe...
casi 3 años hace | 0
Facing issue in test generation using simulink test through matlab commands
It is a bit difficult to establish the root cause of the error based on the above information. I suggest you consult MathWorks t...
casi 3 años hace | 0
Loading results from an excel sheet and launching Simulink Design Verifier again to produce a new Simulink Design Verifier Report
Hi Marco, SLDV supports extending existing test cases to achieve 100% coverage. Let's call the set of test cases you authored ...
casi 4 años hace | 0
| aceptada
Loading results from an excel sheet and launching Simulink Design Verifier again to produce a new Simulink Design Verifier Report
Hi Marco, I understand your query as follows: You are running SLDV test generation analysis on your model to get 100% coverage...
casi 4 años hace | 0
Can a different initial Stateflow state be set for a test case/harness?
As per my understanding, you are expecting the default transition of Stateflow Chart to enter in your specified state. Adding...
casi 4 años hace | 0
Central bus initialization in testsequence for multiple harnesses
As per my understanding, you are expecting to call custom code before simulating the harness in Simulink Test Manager. Simulink...
casi 4 años hace | 0