Igor Freire

Universidade Federal do Pará

Last seen: 16 días hace | Con actividad desde 2017

Followers: 0 Following: 0

Mensaje

Estadística

Feeds

Respondida
Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, Thanks for the information. These alternatives may be helpful at some point. However, I think the use that I was envision...

alrededor de 7 años hace | 0

Pregunta

Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, I would like to generate a baseband processor IP using HDL coder and implement it on an FPGA connected to Simulink (in th...

más de 7 años hace | 2 respuestas | 0

2

respuestas