photo

Kristina


JSC SRI Atoll

Con actividad desde 2014

Followers: 0   Following: 0

Mensaje

Estadística

  • Thankful Level 1

Ver insignias

Feeds

Ver por

Pregunta


Can anyone explain the relationship between simulink sampling time and real world clock in FPGA?
Hello. Can anyone explain the relationship between simulink sampling time and real world clock in FPGA? I'm working with FPGA...

alrededor de 9 años hace | 1 respuesta | 0

1

respuesta

Pregunta


Why do I receive "Unable to match the starting point because it has been elaborated in Altera or it is inside a Stateflow or an MATLAB Function block."?
When I use HDL Workflow Advisor - target workflow "Generic ASIC/FPGA", the last step 4.3. gave me a message "Failed Unable to ma...

más de 9 años hace | 1 respuesta | 0

1

respuesta