Main Content


The high-speed peripheral clock (HSPCLK) or the system clock (SYSCLKOUT) controls the internal timing of ADC modules. The ADC derives the operating clock speed from the HSPCLK/SYSCLKOUT speed in several prescaler stages. For more information about configuring these scalers, see Configuring Acquisition Window Width for ADC Blocks.

You can set the following parameters for the ADC clock prescaler:

Select the CPU core which controls ADC_x module

This parameter is available only for the dual-core processor F2837xD with the Build options > Select CPU parameter set to CPU1.

The CPU core that controls the ADC module. When you select the Auto option for the ADC_x module in a model, the ADC_x module is assigned to the CPU1 core during code generation if the ADC_x block is present in the model, else it is assigned to the CPU2 core. If an ADC_x module is assigned to a CPU core, you cannot use that module in a model that runs in the other CPU core.

ADC clock prescaler (ADCCLK)

Select the ADCCLK divider. This is specific to a processor.

ADC clock frequency in MHz

The clock frequency for ADC, which is auto generated based on the value you select in ADC clock prescaler (ADCCLK).

ADC overlap of sample and conversion (ADC#NONOVERLAP)

Enable or disable overlap of sample and conversion.

ADC clock prescaler (ADCLKPS)

The HSPCLK is divided by ADCLKPS (a 4-bit value) as the first step in deriving the core clock speed of the ADC. The default value is 3.

ADC Core clock prescaler (CPS)

After dividing the HSPCLK speed by the ADC clock prescaler (ADCLKPS) value, divides the result by 2. The default value is 1.

ADC Module clock (ADCCLK = HSPCLK/ADCLKPS*2)/(CPS+1)) in MHz

The ADC module clock, which indicates the ADC operating clock speed.

Acquisition window prescaler (ACQ_PS)

This value determines the width of the sampling or acquisition period. The higher the value, the wider is the sampling period. This value does not directly alter the core clock speed of the ADC. The default value is 4.

Acquisition window size ((ACQ_PS+1)/ADCCLK) in micro seconds/channel

Acquisition window size determines the duration for which the sampling switch is closed. The width of SOC pulse is ADCTRL1[11:8] + 1 times the ADCLK period.


Refer to the individual TRM for specifying the ADC offset values.

Use external reference 2.048V, External reference

By default, an internally generated band gap voltage reference supplies the ADC logic. However, depending on application requirements, you can enable the external reference so that the ADC logic uses an external voltage reference instead.

Continuous mode

When the ADC generates an end of conversion (EOC) signal, an ADCINT# interrupt that indicates whether the previous interrupt flag has been acknowledged or not is generated.

ADC offset correction (OFFSET_TRIM: –256 to 255)

The 280x ADC supports offset correction via a 9-bit value that it adds or subtracts before the results are available in the ADC result registers. Timing for results is not affected. The default value is 0.


When you disable the Use external reference 2.048V or External reference option, the ADC logic uses a fixed 0–3.3 volt input range, and VREFHI and VREFLO are disabled. To interpret the ADC input as a ratiometric signal, select the External reference option. Then, set values for the high voltage reference (VREFHI) and the low voltage reference (VREFLO). VREFHI uses the external ADCINA0 pin, and VREFLO uses the internal GND.

INT pulse control

Set the time when the ADC sets ADCINTFLG ADCINTx relative to the SOC and EOC pulses.

SOC high priority

Enables SOC high priority mode. In all in round robin mode, the default selection, the ADC services each SOC interrupt in a numerical sequence.

Choose one of the high priority selections to assign high priority to one or more of the SOCs. In this mode, the ADC operates in round robin mode until it receives a high priority SOC interrupt. The ADC finishes servicing the current SOC, services the high priority SOCs, and then returns to the next SOC in the round robin sequence.

For example, the ADC is servicing SOC8 when it receives a high priority interrupt on SOC1. The ADC completes servicing SOC8, services SOC1, and then services SOC9.

XINT2SOC external pin

The pin to which the ADC sends the XINT2SOC pulse.

ADCEXTSOC external pin

The GPIO pin from which ADC receives the ADCEXTSOC pulse.


  • For F2807x, F2837x, F28004x and F2838x processors the ADCEXTSOC external pin is disabled.

  • This parameter is available only for specific processors.


Indicates the input X-BAR for ADC external SOC.


  • For F2807x, F2837x, F28004x and F2838x processors the ADCEXTSOC Input X-BAR is disabled.

  • This parameter is available only for specific processors.

Related Topics