HDL Code Generation (Verilog) for a 2-D Lookup Table

Hi,

I am trying to implement a control procedure which has to map to a value based on two measurements. I have decided to use 2-D lookup table for this purpose.

The simulink lookup-table block is working as per my expectations. However, I need to implment the design on a FPGA and in need of the .v file. I have tried generating code and seems to work, but I am not sure of the details to be considered. Also, I am not aware of how to use floting point while generating code.

I would be really helpful to get a step by step procedure to generate the HDL code for the lookup table.

Thanks

Answer 1

[Joel Van Sickel]

Hello,

you can go through examples like this for generating hdl: https://www.mathworks.com/help/hdlcoder/gs/example-generating-hdl-code-from-a-simulink-model.html

if you are having issues, try dragging the lookup table block from the hdl coder library instead of the normal one if you haven't done that already. There is nothing different for generating hdl code for a lookup table than other simulink blocks. However, there may be limitations on what lookup table options you can use, so you need to read any warning messages or errors to see if you are using an unsupported feature.

Regards,

Joel

[VIGNESH KUMAR R C]

Hi Joel,

Thank you so much for your answer. I will check it out.

Adding to the question, I would like to ask your thoughts on storing the Lookup Table data in a DRAM. As far as I understand, the HDL code is using the distributed RAM in the FPGA. So, is there any way I can use simulink for generating a memory controller for the FPGA and use it along with the Lookup Table model.

Thanks and regards

Vignesh Kumar R C

[Joel Van Sickel]

Hello Vignesh,

I think this is close to what you are looking for: https://www.mathworks.com/help/hdlcoder/ug/performing-large-matrix-operation-on-fpga-using-external-memory.html

however, I think it may require some manual tweaking to get what you want since it is focusing on matrix operations and you are looking for LUT behavior.

Regards,

Joel