HDL Code Generation (Verilog) for a 2-D Lookup Table
7 visualizaciones (últimos 30 días)
Mostrar comentarios más antiguos
Hi,
I am trying to implement a control procedure which has to map to a value based on two measurements. I have decided to use 2-D lookup table for this purpose.
The simulink lookup-table block is working as per my expectations. However, I need to implment the design on a FPGA and in need of the .v file. I have tried generating code and seems to work, but I am not sure of the details to be considered. Also, I am not aware of how to use floting point while generating code.
I would be really helpful to get a step by step procedure to generate the HDL code for the lookup table.
Thanks
0 comentarios
Respuestas (1)
Joel Van Sickel
el 30 de Dic. de 2021
Hello,
you can go through examples like this for generating hdl: https://www.mathworks.com/help/hdlcoder/gs/example-generating-hdl-code-from-a-simulink-model.html
if you are having issues, try dragging the lookup table block from the hdl coder library instead of the normal one if you haven't done that already. There is nothing different for generating hdl code for a lookup table than other simulink blocks. However, there may be limitations on what lookup table options you can use, so you need to read any warning messages or errors to see if you are using an unsupported feature.
Regards,
Joel
2 comentarios
Joel Van Sickel
el 3 de En. de 2022
Hello Vignesh,
I think this is close to what you are looking for: https://www.mathworks.com/help/hdlcoder/ug/performing-large-matrix-operation-on-fpga-using-external-memory.html
however, I think it may require some manual tweaking to get what you want since it is focusing on matrix operations and you are looking for LUT behavior.
Regards,
Joel
Comunidades de usuarios
Más respuestas en Power Electronics Control
Ver también
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!