Timing constraints file for hdl coder
7 visualizaciones (últimos 30 días)
Mostrar comentarios más antiguos
HI; I am designing a communication model in Matlab HDL coder (system generator) but I got the problem is a missing constraints file for timing. do any one have the solution for this problem?
sample time=1 for all components.
Regards
2 comentarios
Rakesh Chavan
el 16 de Mzo. de 2016
Hi,
When you say System Generator are you referring to the Xilinx system generator block. If so when you get the error is it caused by the System generator block? It might be a good idea to check with Xilinx as well if the Xilinx system generator block is throwing the error message.
Can you provide an image of the screenshot of the error message, that might help in understanding the issue you are facing.
Hope this helps
regards
Rakesh
Respuestas (1)
Kiran Kintali
el 22 de Mayo de 2021
Editada: Kiran Kintali
el 22 de Mayo de 2021
In MATLAB to HDL GUI project you can include additional project files related to constraints.
Add these two files in the location where your MATLAB code and HDL Coder project files are located.
insert_timing.tcl
add_file {../../../../clock_constraint.xdc}
clock_constraint.xdc
create_clock -name MWCLK -period 4.545 [get_ports clk]
0 comentarios
Ver también
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!