Community Profile

photo

Kiran Kintali

Last seen: Today Con actividad desde 2011

Programming Languages:
C++, MATLAB
Spoken Languages:
English, Hindi, Telugu
Pronouns:
He/him

Estadísticas

All
  • Thankful Level 4
  • 36 Month Streak
  • Knowledgeable Level 5
  • Pro
  • Personal Best Downloads Level 3
  • Revival Level 4
  • 5-Star Galaxy Level 4
  • First Review
  • First Submission
  • First Answer

Ver insignias

Content Feed

Ver por

Respondida
Training data from a read of the input datastore contains invalid bounding boxes
This example is about yolov2 but may have some useful training and deployment tips. https://www.mathworks.com/help/deep-learn...

9 días hace | 0

| aceptada

Respondida
Unable to update models in OFDMTxVerification.m
I am unable to reproduce the issue. Attaching the generated HDL code. >> license inuse matlab >> runOFDMTransmitterMode...

10 días hace | 0

Respondida
Unable to update models in OFDMTxVerification.m
>> can give any suggestions or references for beginners to use Simulink for HDL synthesis? https://www.mathworks.com/matlabce...

10 días hace | 0

Respondida
How to add TCL script to HDL Coder IP Core generation
In the HDL Workflow Advisor for Generic ASIC/FPGA workflow, in the FPGA Synthesis and Analysis > Create Project task, in the Add...

10 días hace | 0

Respondida
The obtained FPGA (Hardware-in-the-loop) output waveform is inconsistent with Simulink simulation results.
Using Simulink / Simscape for modeling and targeting a State space model to FPGA hardware is well established HDL Coder workflow...

10 días hace | 0

| aceptada

Respondida
HDL Coder to / downto order
The control is now available starting R2023b release for boolean arrays. https://www.mathworks.com/help/releases/R2023b/hdlc...

19 días hace | 0

Respondida
Can I control the HDL to/downto designation used for arrays during HDL generation?
The control is available starting R2023b release for boolean arrays. https://www.mathworks.com/help/releases/R2023b/hdlcoder...

19 días hace | 0

| aceptada

Respondida
HDL-Coder: Vivado gives errors creating bitstream due to disconnected URAM cascade inputs
>> Using Simulink/HDL Coder, I've created a system that works "just great" Glad to hear it. The error you describe in the mess...

19 días hace | 0

Respondida
why matlab throws an error while doing "build model" in soc builder? the error "version 2022.2 of tool xilinx vivado is not supported in hdl workflow advisor. How to fix it?
Each release HDL Coder is tested with specific versions of EDA tools. R2023a release is officially tested with the following v...

19 días hace | 0

Respondida
Represent std_logic_vector in Simulink
HDL Coder supports fixed point data types with integer lengths ranging from 1 to 128 bits. During the HDL code generation proce...

20 días hace | 0

| aceptada

Respondida
matlab function example or suggestion, so that it will generate hdl code in verilog using non blocking assignments
This link has several examples that generate HDL from MATLAB designs. https://www.mathworks.com/matlabcentral/fileexchange/5009...

21 días hace | 0

| aceptada

Respondida
give error in converting the simulation into hdl code
This link provides design patterns of MATLAB Code and Simulink models that let you generate HDL Code. https://www.mathworks.c...

21 días hace | 0

Respondida
HDL Coder can not generate the code
This error is unexpected from HDL Coder that happens when the DUT / referenced model has zero input and output ports. Such subsy...

21 días hace | 0

| aceptada

Respondida
how to generate hdl code for the cyclic prefix removal part of NPARCH fromats using the hdl simulink block set
You need to partition your code into design and testbench files and use MATLAB HDL Coder workflow Try this command to see an ex...

26 días hace | 0

| aceptada

Respondida
Comparison 4 numbers without using if action in simulink
https://www.mathworks.com/help/dsp/ref/maximum.html In case you are using Simulink and have access to DSP System Toolbox, max b...

30 días hace | 1

Respondida
How to solve this error?
This is an internal and not user facing error. Please reach out to tech support to report the issue and potential workaround.

30 días hace | 1

Respondida
hdl generated ip stuck at synthesis part in vivado
Consider using resource report to make sure you are at a high level within the limits of the FPGA resources. sfir_fixed makehd...

alrededor de 1 mes hace | 0

| aceptada

Respondida
How to initialize DDR External memory, such as InstructionData and WeightData unused dlhdl.Workflow deploy() function
https://www.mathworks.com/help/releases/R2023a/deep-learning-hdl/ug/deploy-simple-adder-network-by-using-MATLAB-deployment-uti...

alrededor de 1 mes hace | 0

Respondida
Simscape HDL Workflow Simulation Stop Time
Can you share the model if you can that causes the error or reach out to technical support for futher assistance? Thanks

alrededor de 1 mes hace | 0

Respondida
I'm trying to implement a method used by Mr. Jeff Miller in a Matlab training session entitled "Fixed Point Made Easy," and had a question regarding his use of look-up tables
Can you share the training material and models you are referring to? Looking at the picture you attached the two LUTs are not t...

alrededor de 2 meses hace | 0

| aceptada

Respondida
Offset binary in Simulink HDL
a = fi(-pi, 1, 6, 0); msb = getmsb(a); c = bitcmp(msb); You can write a MATLAB function block with getmsb and bitcmp functi...

alrededor de 2 meses hace | 0

Respondida
I have generated HDL IP in matlab but not able to synthesize the IP In Vivado
https://www.mathworks.com/help/hdlcoder/examples.html?category=hdl-code-generation-from-matlab You can check demo examples ...

alrededor de 2 meses hace | 1

| aceptada

Respondida
CONVOLUTION process with the HDL simulink blocks, does not giving the similar output for the MATLAB script output (highvariations between the simulink and script output))
Caused by: Error using slhdlcoder.SimulinkConnection/initModel Error evaluating parameter 'X' in 'subsystem_simlunik_c...

2 meses hace | 0

| aceptada

Respondida
Unable to map lookup tables to RAM in HDL coder
Can you share a sample model with your configuration settings and desired synthesis results? All floating point operator level ...

2 meses hace | 0

Respondida
Kalman filter for FPGA in HDL Coder?
You need to break the MATLAB code into design and testbench and use MATLAB to HDL code advisor. See the sample example below. ...

2 meses hace | 0

Respondida
Unable to find an installed compiler.
If mex -setup points to a valid compiler; floating point to fixed point conversion should proceed without any errors. if this i...

2 meses hace | 0

Respondida
Is the creation of a test bench possible, without the use of the HDL coder software?
https://www.mathworks.com/products/matlab-test.html MATLAB Test provides tools for developing, executing, measuring, and managi...

2 meses hace | 0

Respondida
Do not undertand this error of missing license which contradicts 'license checkout statement'
... so that i can use it to generate HDL code for Microsemi Libero FPGA software ... You can try the examples in this page h...

2 meses hace | 0

Respondida
Please give latest version numbers of the following modules
Installing MATLAB and typing ver displays the latest version information https://www.mathworks.com/help/matlab/ref/ver.html ve...

2 meses hace | 0

Respondida
HDL user-defined block RAM
This usually implies generated HDL didn't meet the original MATLAB or Simulink results. Please reach out to technical support ...

2 meses hace | 0

Cargar más