photo

Kiran Kintali

Con actividad desde 2011

Followers: 2   Following: 0

Mensaje

Programming Languages:
C++, MATLAB
Spoken Languages:
English, Hindi, Telugu
Pronouns:
He/him

Estadística

All
MATLAB Answers

5 Preguntas
874 Respuestas

File Exchange

19 Archivos

CLASIFICACIÓN
129
of 301.027

REPUTACIÓN
990

CONTRIBUCIONES
5 Preguntas
874 Respuestas

ACEPTACIÓN DE RESPUESTAS
60.0%

VOTOS RECIBIDOS
127

CLASIFICACIÓN
140 of 21.143

REPUTACIÓN
8.857

EVALUACIÓN MEDIA
4.00

CONTRIBUCIONES
19 Archivos

DESCARGAS
34

ALL TIME DESCARGAS
87901

CLASIFICACIÓN

of 172.421

CONTRIBUCIONES
0 Problemas
0 Soluciones

PUNTUACIÓN
0

NÚMERO DE INSIGNIAS
0

CONTRIBUCIONES
0 Publicaciones

CONTRIBUCIONES
0 Público Canales

EVALUACIÓN MEDIA

CONTRIBUCIONES
0 Temas destacados

MEDIA DE ME GUSTA

  • Thankful Level 4
  • 36 Month Streak
  • Knowledgeable Level 5
  • Pro
  • Personal Best Downloads Level 3
  • Revival Level 4
  • 5-Star Galaxy Level 4
  • First Review
  • First Submission
  • First Answer

Ver insignias

Feeds

Ver por

Respondida
Which EDA tool versions work with HDL Coder?
HDL Coder generates standard VHDL-1993 (IEEE 1076-1993), Verilog-2001 (IEEE 1364-2001), and SystemVerilog-2005 (IEEE 1800-2005...

2 días hace | 1

Pregunta


Which EDA tool versions work with HDL Coder?
Found several related threads on MATLAB Central asking about EDA tool version compatibility with HDL Coder: AMD/Xilinx Vivado: ...

2 días hace | 1 respuesta | 2

1

respuesta

Respondida
HDL Coder compatibility with Microchip Libero SoC v2024.1 and roadmap for Libero 2025.x support
Which MATLAB releases officially support Libero SoC v2024.1? R2025a, R2025b, and R2026a officially support Libero SoC v2024.1. ...

4 días hace | 0

Respondida
Will Matlab HDL coder support Altera Agilex 3 and 5 series devices?
Support for Intel/Altera Agilex 3 and Agilex 5 devices is currently part of the future HDL Coder roadmap and is not yet availabl...

12 días hace | 0

Respondida
Using rate transition blocks in HDL coder
A Rate Transition block does not infer a FIFO in HDL, even when ✔ Ensure data integrity during data transfer and ✔ Ensure dete...

17 días hace | 0

Respondida
HDL multi rate simulation
Can you share a sample model? It sounds like you have parts of the design that do not need to be updated at 20e-9s, if that is ...

17 días hace | 0

Respondida
how to deal with stream data to HDLFFT?
Implement FFT Algorithm for FPGA HDL Coder, DSP HDL Toolbox, Simulink This example shows how to implement a hardware-targeted ...

alrededor de 2 meses hace | 0

Respondida
HDL QPSK Transmitter and Receiver example problem
Please reach out to tech support if it is still reproducible. Here is the generated output for the example. >> makehdl('commhdl...

alrededor de 2 meses hace | 0

Respondida
matlab to vhdl conversion
You should consider using MATLAB Copilot to translate your MATLAB to follow Synthesis friendly rules. Here is some guidance to...

alrededor de 2 meses hace | 0

Respondida
Build Linux Image for HDL Coder
Build Custom Linux Image for HDL Coder IP Core https://www.mathworks.com/help/hdlcoder/ug/xilinx-zynq-linux-image-for-custom-bo...

alrededor de 2 meses hace | 0

| aceptada

Respondida
CIC Filter
These two blocks support HDL Code Generation CIC Decimator https://www.mathworks.com/help/dsphdl/ref/cicdecimator.html https:...

alrededor de 2 meses hace | 0

Respondida
I want to generate HDL from a System Object that contains several dsp.FIRFilter objects, the number of which is determined by a Nontunable property
You are correct. HDL Coder (and hardware modeling in general) does not support dynamic behavior in MATLAB code. All structural...

alrededor de 2 meses hace | 0

| aceptada

Respondida
HDL Code Generation for Moving Maximum function
HDL Coder does not support Moving Maximum block in DSP System Toolbox out of the box. Consider using the attached model built us...

alrededor de 2 meses hace | 0

Pregunta


HDL Code Generation for Moving Maximum function
How do I generate HDL Code from Moving Maximum block in DSP System Toolbox?

alrededor de 2 meses hace | 1 respuesta | 0

1

respuesta

Respondida
Delay balancing failed when generating HDL code
It looks like you are hitting a delay balancing error due to latency in a feedback look in the model cannot be matched. https...

alrededor de 2 meses hace | 0

Respondida
simulink can't map matrie to RAM
Hi, Can you please share the model here or reach out to technical support for additional guidance? Thanks

alrededor de 2 meses hace | 0

Respondida
Getting Error while using HDL Coder
If you are still facing the issue please reach out to MathWorks technical support. I tried the example model in R2025b release ...

2 meses hace | 0

Respondida
Errors when using HDL coder
Can you reach out to technical support with the reproduction steps? Contact Support - MATLAB & Simulink

2 meses hace | 0

Respondida
sampling time mismatch in simulink and harware
You do not have to model at the FPGA clock rate in the Simulink model. There are several strategies possible. HDL Coder Evaluat...

3 meses hace | 0

Respondida
An instance of AMD cannot be generated in the HDL Coder
https://www.mathworks.com/help/hdlcoder/ug/generate-hdl-code-amd-floating-point-library.html If you are using a recent release ...

3 meses hace | 1

| aceptada

Respondida
How to register a reference design that contains block design, rtl, and xilinx IP core?
HDL Coder has a lot of integration touch points with custom code, custom IP core modules and integrating with Vits Model Compose...

3 meses hace | 0

Respondida
generated HDL code failing in cadence AMS
https://www.mathworks.com/help/hdlcoder/index.html HDL Coder generates Synthesizable RTL. For the list of supported...

3 meses hace | 1

Respondida
fixdt outof bounds error for data conversion block
This looks like an unexpected behavior and is a bug in the block implementation. https://www.mathworks.com/help/wireless-hdl/u...

3 meses hace | 0

Respondida
Import VHDL in simulink
importhdl Import Verilog or VHDL code and generate Simulink model https://www.mathworks.com/help/hdlcoder/ref/importhdl.html ...

4 meses hace | 0

Respondida
HDL Coder generated Verilog code for 2-D LUT block propogates X in Vivado Simulator
Could you please share your test model along with the version of MATLAB you are using? We tested with R2025b using the atta...

4 meses hace | 0

Respondida
Sine and Cosine HDL Optimised Block
Please find attached a basic model using the block. https://www.mathworks.com/help/hdlcoder/ref/sinehdloptimizedandcosinehdlopt...

5 meses hace | 0

Respondida
Regarding HDL_Coder license
Please reach out to the tech support and connect with the licensing team.

5 meses hace | 0

Respondida
HDL Coder generated Verilog code for 2-D LUT block propogates X in Vivado Simulator
Could you please share the sample model? The input types and block parameters are essential for generating HDL code. Addition...

5 meses hace | 0

Respondida
Error in Setup for HDL Coder Support Package for AMD FPGA and SoC Devices
What version of MATLAB are you using? Have you reached out to tech support?

5 meses hace | 0

Respondida
Why am I getting the error "found unsupported dynamic matrix type" in HDL Coder R2024b?
Related Thread https://www.mathworks.com/matlabcentral/answers/2179433-why-does-hdl-code-generation-give-errors-when-variable-s...

5 meses hace | 0

Cargar más