HDL Workflow Advisor and Xilinx System Generator
Mostrar comentarios más antiguos
Hi everyone,
I am working on generating an IP Core Generation using HDL coder for some blocks designed in System Generator, but I have an error when I use HDL Workflow Advisor.
The message shows in stage 2.3 Check Block Compatibility:

Thanks in advance for your help.
BR,
Romel
Respuestas (1)
Tim McBrayer
el 14 de Jun. de 2016
0 votos
This sounds like an issue to take up with customer support.
Categorías
Más información sobre AMD FPGA and SoC Devices en Centro de ayuda y File Exchange.
Productos
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!