S-function configured with buses, does it support design verifier.

1 visualización (últimos 30 días)
S-function with Buses as inputs and outputs, does it support for automatic test generation using design verifier. In attached document i have given clear explanation regarding this issue.

Respuestas (0)

Categorías

Más información sobre Verification, Validation, and Test en Help Center y File Exchange.

Etiquetas

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by