Can I perform FPGA in the Loop with SysGen for DSP without HDL Coder and Verifier ?

3 visualizaciones (últimos 30 días)
Yoni Levy
Yoni Levy el 9 de Jun. de 2017
Comentada: Yoni Levy el 14 de Jun. de 2017
Hi,
For my internship I have to implement FPGA in the Loop in Matlab. I have a licence for System Generator for DSP but it's not possible to have a license for HDL Coder or HDL Verifier. If I have already my VHDL code, it's possible to perform FIL with only SysGen for DSP ?
Thank you in advance

Iniciar sesión para responder a esta pregunta.

Respuesta aceptada

Arnav Mendiratta
Arnav Mendiratta el 13 de Jun. de 2017
No, You would need HDL Verifier for FIL Simulations. You can request a 1 month trial for free.

Más respuestas (0)

Categorías

Más información sobre Code Generation en Help Center y File Exchange.

Etiquetas

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by