Info

La pregunta está cerrada. Vuélvala a abrir para editarla o responderla.

How i know the cause of an error when generate a test case in the Simulink design verifier?

1 visualización (últimos 30 días)
Hi
How i know the cause of an error when generate a test case in the Simulink design verifier? I need this information to generate a coverage report if there aren't errors else i will specific the cause of the error of any model.
thnx
R.A

Respuestas (0)

La pregunta está cerrada.

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by