Perform mapping of 16 point ifft using cosimulation

3 visualizaciones (últimos 30 días)
aitizaz
aitizaz el 8 de Mayo de 2011
Hi
I have successfully managed to satisfy all check points of "HDL workflow advisor" Now at mapping I am given Error as provided in snapshot that the resources are insufficient. The FPGA in use is spartan-3e with 500k gates and I think its sufficient for this task. Can any one help me in this matter?
Snapshot:

Respuesta aceptada

Rob Graessle
Rob Graessle el 8 de Mayo de 2011
"IOB" refers to the input/output pins on the FPGA. So the design you are implementing has too many inputs and outputs (or the widths of the I/O signals are too large) for your particular FPGA.

Más respuestas (0)

Categorías

Más información sobre HDL Code Generation en Help Center y File Exchange.

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by