Sorry, i don't know how to add my pictures in my question..Hope i can get many answers .Thankyou so much!
Error beetween two methods: Simulink and Verilog(after convert by HDL coder)
1 visualización (últimos 30 días)
Mostrar comentarios más antiguos
Dear My friends!
Now i have some problems in HDL simulink coder that need your helping. When i convert my code from simulink to verilog and after that i cosimulate it with modelsim, I have got an error between two results.
http://i1297.photobucket.com/albums/ag25/Dung_Pham_Van/error_zps3efd15af.gif
Anyone have any experimental to solve this problem?? please give me some suggestions.
Thanks with best regard!
Respuesta aceptada
Tim McBrayer
el 7 de Mayo de 2013
It looks like the two waveforms are identical, but time-shifted. Often Simulink HDL Coder will need to insert latency into the HDL design based on the configuration and optimizations chosen. The amount of introduced latency is reported on the MATLAB console and also in the HTML report, if generated. Could this be the source of the shift? Are the results identical save for the time shift?
Más respuestas (0)
Ver también
Productos
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!