Borrar filtros
Borrar filtros

HDL code generation problem

1 visualización (últimos 30 días)
Bijoy
Bijoy el 19 de Jun. de 2013
Can anyone give some details on the fiaccel function? i am getting this error during the HDL code generation in the step "Verify floating point". I am stuck at this point and cannot go ahead with my design. Please help and thanks in advance.

Iniciar sesión para responder a esta pregunta.

Respuestas (1)

Kiran Kintali
Kiran Kintali el 29 de Ag. de 2013
Can you give us more details?
what error are you seeing that led you to believe you have an issue with fiaccel? Thanks.

Categorías

Más información sobre Xilinx FPGA and SoC Devices en Help Center y File Exchange.

Etiquetas

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by