photo

dr446


Con actividad desde 2018

Followers: 0   Following: 0

Estadística

  • Thankful Level 1

Ver insignias

Feeds

Ver por

Pregunta


MATLAB as AXI master and FIL tool at the same time
I have a system that requires reading from external ddr3 memory. I also have handwritten verilog code that I want to run using t...

casi 6 años hace | 1 respuesta | 0

1

respuesta

Pregunta


Why can I not change the architecture of my subsystem to Black Box?
I am using R2018b. My end goal is to use FPGA in the Loop programming. I have verilog files that I want to include as a black bo...

alrededor de 6 años hace | 3 respuestas | 0

3

respuestas

Pregunta


How do I log certain samples only in Simulink?
When my signal crosses a threshold, I would like to write the time the threshold was crossed and the subsystem that it came from...

alrededor de 6 años hace | 0 respuestas | 0

0

respuestas

Pregunta


Simulink buffer: How do I fix the error "All sample times must be discrete. No continuous or constant sample times are allowed."
I have a discrete scalar input into a simulink buffer and would like the buffer to output a 100x1 vector of the scalar inputs. H...

más de 6 años hace | 3 respuestas | 0

3

respuestas