Community Profile

photo

Eduardo Flores


Last seen: 7 meses ago Active since 2020

Statistics

  • Thankful Level 1

View badges

Content Feed

View by

Question


Simulink System Object forces hardcoded size for reshape function.
I'm trying to implement a SRRC filter and simlink throws the common unknown size for right hand at the reshape function when out...

11 meses ago | 0 answers | 0

0

answers

Question


Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.
After compiling an FPGA in the loop simulink model with VHDL Verifier for Xilinx or Altera devices the new model with the FIL ob...

11 meses ago | 0 answers | 0

0

answers

Question


Device arm_dap_0 is not programmable with FPGA in the loop tutorial.
Hello all, i'm following the FPGA in the loop tutorial and i'm stuck with the following error: Device arm_dap_0 is not programma...

alrededor de 1 año ago | 2 answers | 0

2

answers