Community Profile

photo

Shu Hu


Last seen: 3 meses ago Active since 2022

Statistics

Content Feed

View by

Question


Test bench can't work for some 'entity' are not compiled in library 'xil_defaultlib'.
I got the VHDL code using the System Generator, but there are some errors displayed as following figures. And the verilog HDL co...

5 meses ago | 1 answer | 0

1

answer