photo

Lucky


Last seen: 5 meses hace |  Con actividad desde 2024

Followers: 0   Following: 0

Estadística

  • First Answer

Ver insignias

Feeds

Ver por

Pregunta


HDL Verifier, FPGA in the Loop Not detecting Hardware version Information
Hi All, I am using Simulink to create a simple Project of Half Adder using MATLAB and Simulink and try to test it with FPGA in ...

5 meses hace | 1 respuesta | 0

1

respuesta

Respondida
Issue Connecting to Xilinx FPGA Board for Simulation
Hi All, I am Facing the Same problem Can anyone Help me I have tried the Solution which has been Posted Here, I am using Basys...

5 meses hace | 0