Community Profile

photo

YP

Last seen: 13 días hace |  Con actividad desde 2021

Followers: 0   Following: 0

Contacto

Estadísticas

  • Knowledgeable Level 2
  • First Answer

Ver insignias

Feeds

Ver por

Respondida
Results in FPGA-in-loop is different from Vivado simulation and how to debug
Did you set Reset asserted level to 'Active-low'?

alrededor de 2 meses hace | 0

| aceptada

Respondida
Failed to download the third-party software: FTDI JTAG D2XX library
Please refer to this solution. https://www.mathworks.com/matlabcentral/answers/2017321-the-404-error-when-installing-hdl-verifi...

7 meses hace | 0

Respondida
AXI manager not working with Vivado 2023.1
Hi Dan, Vivado 2023.1 will be supported in R2024a. It's not recommended to use this version for R2023a because it hasn't been t...

9 meses hace | 0

Respondida
Issue Connecting to Xilinx FPGA Board for Simulation （Windows ，ZYNQ） Error:Did not receive version information from the hardware.
As mentioned on this help doc. https://www.mathworks.com/help/hdlverifier/ug/fpga-board-editor-reference.html If you are usin...

11 meses hace | 0

| aceptada

Respondida
HDL Coder FPGA In The Loop, Error: There is no current hw_target
The message means it failed to program FPGA with JTAG, which should not happen if you are using Ethernet interface. Please be m...

alrededor de 1 año hace | 0

Respondida
Issue Connecting to Xilinx FPGA Board for Simulation
I am unable to find the manual for this board online. I can double check your pin setting if you can direct me to any doc/manual...

alrededor de 1 año hace | 0

| aceptada

Respondida
Issue Connecting to Xilinx FPGA Board for Simulation
Have you installed adept2? https://www.mathworks.com/help/supportpkg/xilinxfpgaboards/ug/InstallDigilentAdept2Runtime.html

alrededor de 1 año hace | 0

Respondida
Is it possible to do co-cimulation for target Nexys A7?
We don't support Neyxs A7 board out-of-the-box, but you can create a custom board for FPGA-in-the-loop simulation. I think JTAG...

más de 1 año hace | 0

Respondida
Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.
Can you check if xterm is installed? FYI https://www.mathworks.com/help/hdlverifier/ug/troubleshooting-fil.html

más de 1 año hace | 0

Respondida
Set up HDL verifier
The command line window shows "Expected programming file not generated". You may need to check the project log see why the bit ...

más de 1 año hace | 0

Respondida
Bitstream generation problem in HDL coder
At the last step in HDL Workflow Advisor, the FIL project will be synthesized, and then an external shell will pop up to continu...

casi 2 años hace | 0

Respondida
HDL Verifier Max Bit Width Using System Object
Hi David, Do you mean FIL system object? FIL doesn't support sytem verilog HDL. Can you attach your code and elaborate your wor...

más de 2 años hace | 0

| aceptada

Respondida
Xilinx ZCU111 OFDM example doesn't load
Can you rerun the hardware setup for the support package? Please follow "Hardware Setup" section as mentioned in https://www.m...

casi 3 años hace | 1

Respondida
Error in example "5G NR Cell Search Using Xilinx RFSoC Device"
Hi, Do you mean you have successfully finished the last 'load' screen of socBuilder, but saw error when you click the 'Monitor ...

más de 3 años hace | 0