Esta página es para la versión anterior. La página correspondiente en inglés ha sido eliminada en la versión actual.
Algoritmos CORDIC en Simulink
Los algoritmos CORDIC (COordinate Rotation DIgital Computer) son algunos de los más eficientes desde el punto de vista del hardware, ya que solo requieren operaciones iterativas de desplazamiento y suma. El algoritmo CORDIC elimina la necesidad de usar multiplicadores explícitos y es adecuado para calcular una gran variedad de funciones.
Bloques
| CORDIC Sigmoid HDL Optimized | Compute CORDIC-based sigmoid activation and generate optimized HDL code (Desde R2024a) |
| CORDIC Square Root HDL Optimized | CORDIC-based approximation of square root (Desde R2024a) |
| Complex to Magnitude-Angle | Compute magnitude and phase angle of complex signal using CORDIC algorithm |
| Hyperbolic Tangent HDL Optimized | Calcular la tangente hiperbólica basada en CORDIC y generar código HDL optimizado |
| Magnitude-Angle to Complex | Convert magnitude and/or a phase angle signal to complex signal |
| Trigonometric Function | Specified trigonometric function on input |
Temas
- Digital Waveform Generation: Approximate a Sine Wave
This example shows how to design and evaluate a sine wave data table for use in digital waveform synthesis applications in embedded systems and arbitrary waveform generation instruments.
Ejemplos destacados
Implement Hardware-Efficient QR Decomposition Using CORDIC in a Systolic Array
Implement Hardware-Efficient QR Decomposition Using CORDIC in a Systolic Array.
Use Hardware-Efficient Algorithm to Solve Systems of Complex-Valued Linear Equations
Solve a system of complex-valued linear equations using hardware-efficient code.
Hardware-Efficient Euler Rotations Using CORDIC
Implement Euler rotations using a CORDIC kernel. The resulting model is deployable to FPGA or ASIC devices.
Hardware-Efficient Rotation About Arbitrary Axis Using CORDIC
Implement rotation about an arbitrary axis using the CORDIC algorithm in Simulink®. The resulting model supports HDL code generation for deployment to FPGA or ASIC devices.
