Code Generation for d flipflop
7 visualizaciones (últimos 30 días)
Mostrar comentarios más antiguos
Rajini Gajula
el 22 de Abr. de 2022
Comentada: Rajini Gajula
el 4 de Mayo de 2022
Hi team,
i have D Flipflop in my simulink model ,when i am trying to generate vhdl code from the model i am getting the error like " Input port 'D' must not have 'Latch input by delaying outside signal' selected for HDL code generation".Please suggest me how i can proceed further by resolving this error.
Best Regards,
Rajini
0 comentarios
Respuesta aceptada
Bharath Venkataraman
el 25 de Abr. de 2022
Do you really need to model the D Flip Flop (especially the clock)? If not, I suggest using the Delay block (with enable if you need it). The generated HDL will have a clock port you can drive in the hardware.
7 comentarios
Bharath Venkataraman
el 2 de Mayo de 2022
The model for 18b is attached - hope this works.
Más respuestas (0)
Ver también
Categorías
Más información sobre Speed Optimization en Help Center y File Exchange.
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!