Implementation of median filter on FPGA

15 views (last 30 days)
Hi everyone, I want to design the median filter on FPGA. I got the output for median filter in matlab and also in matlab simulink. but i want to know how to convert the matlab code or matlab simulink model to hdl code(verilog). Because i am new to matlab please help me to do that. In hdl workflow advisor, they ask test bench how to write the test bench for image processing????

Accepted Answer

Bharath Venkataraman
Bharath Venkataraman on 14 Jan 2020
Here is a link to an example of how to do this in Simulink.
  1 Comment
VANISHREE M on 20 Jan 2020
Thank you for valuable reply. I already read this exampe but still i am not able to generate the veriolg code from simulink. could you please help me to do this further, is there any step by step procedure is there?

Sign in to comment.

More Answers (1)

Bharath Venkataraman
Bharath Venkataraman on 20 Jan 2020
Are you able to generate VHDL (which is the default), or is there an error during HDL code genration?
The last section (Generate HDL Code and Verify Its Behavior) describes how to generate HDL code. You can add a property-value pair to generate Verilog.
makehdl('NoiseRemovalAndImageSharpeningHDL/Pixel-Stream HDL Model','targetLanguage','Verilog')


Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by