Can I generate HDL Code for models with Xilinx System Generator blocks?
Mostrar comentarios más antiguos
Does HDL Coder support code generation for models including Xilinx System Generator for DSP blocks?
Respuesta aceptada
Más respuestas (2)
Kiran Kintali
el 20 de Abr. de 2020
0 votos
If you have access to R2018a can you try to reproduce the issue in that release? We suspect this is already resolved in 18a release.
Thanks.
1 comentario
Kiran Kintali
el 21 de Abr. de 2020
ok, let us know. Thanks
Kiran Kintali
el 20 de Abr. de 2020
While running the simulation using the TCL script generated by HDL Coder, HDL Coder generates SysGen_with_HDL_Coder_CustomTCL_run.tcl script that is using a Vivado simulation command, launch_modelsim.
The TCL command “launch_modelsim” was supported in older versions of Vivado. Vivado 2017.1 supports following commands to use ModelSim simulator.
set_property target_simulator "ModelSim" [current_project]
launch_simulation -mode "post-synthesis" -type "functional"
In the example above, the options -mode “post_synthesis” and –type “functional” are just for example and should be replaced with an appropriate options.
This issue should be resolved in 18a and older releases. Please confirm.
Thanks
Categorías
Más información sobre External Component Interfaces en Centro de ayuda y File Exchange.
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!