Generating HDL code error in the example "HDL Optimized QPSK Receiver with Captured Data"

5 visualizaciones (últimos 30 días)
BUMHEE LEE
BUMHEE LEE el 10 de Abr. de 2020
Comentada: Kiran Kintali el 18 de Abr. de 2020
I am doing the example for "HDL Optimized QPSK Receiver with Captured Data"(https://www.mathworks.com/help/comm/examples/hdl-optimized-qpsk-receiver-with-captured-data.html)
and got a below message.
1) Generating DUT using verilog was successful. (Default language was set to VDHL)
2) Generating Test bench was failed.
How can I fix it? Could you help me?

Iniciar sesión para responder a esta pregunta.

Respuestas (1)

Kiran Kintali
Kiran Kintali el 12 de Abr. de 2020
This is a bug in HDL test bench generation. Please reach out to support@mathworks.com with reproduction steps.

Categorías

Más información sobre Speed Optimization en Help Center y File Exchange.

Etiquetas

Productos

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by