QPSK Modulation Verilog Code generation error?

1 view (last 30 days)
ali shan
ali shan on 4 Jun 2021
Hello
hope you are doing well.
i am using QPSK modulation IP and want to create Verilog code using that but it show me some error like mention in picture

Answers (1)

Bharath Venkataraman
Bharath Venkataraman on 7 Jun 2021
It appears that you need to covert the design to use fixed-point as well as set appropriate sample rates for your sources. Please take a look at this example to see how you can change your design.

Categories

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by