QPSK Modulation Verilog Code generation error?
4 visualizaciones (últimos 30 días)
Mostrar comentarios más antiguos
ali shan
el 4 de Jun. de 2021
Respondida: Bharath Venkataraman
el 7 de Jun. de 2021
Hello
hope you are doing well.
i am using QPSK modulation IP and want to create Verilog code using that but it show me some error like mention in picture
0 comentarios
Respuesta aceptada
Bharath Venkataraman
el 7 de Jun. de 2021
It appears that you need to covert the design to use fixed-point as well as set appropriate sample rates for your sources. Please take a look at this example to see how you can change your design.
0 comentarios
Más respuestas (0)
Ver también
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!