How to generate Verilog code from Deep Learning Network in MATLAB?
Mostrar comentarios más antiguos
I have trained a Deep Learning Network in MATLAb, now I have to genearte a Verilog code for the same. I went through Deep Learning HDL Toolbox, there I found the methods to deploy the network on FPGA but did not get any method to generate a Verilog code. Please help.
1 comentario
Giusy Giulia Tuccari
el 18 de Mzo. de 2022
Did you find any solution?
Respuesta aceptada
Más respuestas (0)
Categorías
Más información sobre Deep Learning Processor Customization and IP Generation en Centro de ayuda y File Exchange.
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!