photo

zhang zheng


ustc

Last seen: 18 días hace |  Con actividad desde 2020

Followers: 0   Following: 0

Mensaje

Estadística

  • Revival Level 1
  • First Answer

Ver insignias

Feeds

Ver por

Respondida
Can I generate HDL Code for models with Xilinx System Generator blocks?
i come across the similar problem, and i've asked it on xilinx's forum, but until now get no answer. https://forums.xilinx.com/...

más de 4 años hace | 0

Respondida
FFT Error on FPGA with FPGA in the Loop workflow
i've tested the simulink model you attached. i think maybe you attached the wrong model? in the attached model, 1. you combin...

más de 4 años hace | 0

Respondida
[Fixed Point Converter] 1000 bit fraction length at 2^x if x is loaded from .mat file?
i also sometimes find fixedpoint-tool is not easy to understand. i often first convert m-code from float point to fixed point, a...

más de 4 años hace | 0