Estadística
17 Preguntas
4 Respuestas
0 Problemas
34 Soluciones
CLASIFICACIÓN
97.556
of 300.352
REPUTACIÓN
0
CONTRIBUCIONES
17 Preguntas
4 Respuestas
ACEPTACIÓN DE RESPUESTAS
94.12%
VOTOS RECIBIDOS
1
CLASIFICACIÓN
of 20.928
REPUTACIÓN
N/A
EVALUACIÓN MEDIA
0.00
CONTRIBUCIONES
0 Archivos
DESCARGAS
0
ALL TIME DESCARGAS
0
CLASIFICACIÓN
11.207
of 168.212
CONTRIBUCIONES
0 Problemas
34 Soluciones
PUNTUACIÓN
530
NÚMERO DE INSIGNIAS
4
CONTRIBUCIONES
0 Publicaciones
CONTRIBUCIONES
0 Público Canales
EVALUACIÓN MEDIA
CONTRIBUCIONES
0 Temas destacados
MEDIA DE ME GUSTA
Feeds
How to map logic to RAMs instead of LUTs on FPGA?
Dear all, The solution is as follows: 1) Adjust the function so that it contains 32 smaller vectors from which I access only o...
alrededor de 14 horas hace | 0
| aceptada
Pregunta
How to map logic to RAMs instead of LUTs on FPGA?
Dear all, I am using SoC Blockset to design an application for an AMD Zynq Ultrascale+ ZCU111 evaluation board. During the...
13 días hace | 1 respuesta | 0
1
respuestaHow to uninstall a support package after deletion of its files?
Hello again! I have contacted MATLAB support for the solution, and here it is: This is a known problem. To re-install the su...
19 días hace | 1
| aceptada
Pregunta
How is SoC Blockset working with Cortex-R5 processor on ZCU111?
Dear all, I am using SoC Blockset to design applications for AMD Zynq Ultrascale+ ZCU111 evaulation board, which has a hardwa...
19 días hace | 1 respuesta | 0
1
respuestaPregunta
Where is the algebraic loop coming from?
Dear all, I faced an issue with algebraic loop in simulink (see the model attached). When I update the model it says "Algebr...
28 días hace | 2 respuestas | 0
2
respuestasPregunta
How to uninstall a support package after deletion of its files?
Dear all, I am using MATLAB on Linux, where the support packages (add-ons for HW support) are installed under the "/home/<user...
alrededor de 1 mes hace | 1 respuesta | 0
1
respuestaPregunta
How to send data from an RFSoC device to the Host PC?
Dear all, I am using AMD Zynq Ultrascale+ ZCU111 evaluation board for a simple receiver design. Currently I record a signal fr...
2 meses hace | 1 respuesta | 0
1
respuestaHow to make a proper data transfer between FPGA and Processor?
The issue can be resolved as this: The samples, produced by the FPGA algorithm, are added to a FIFO in packages of N samples, f...
3 meses hace | 0
| aceptada
Pregunta
How to make a proper data transfer between FPGA and Processor?
Dear all, I am using SoC Blockset for a simple receiver design for ZCU111 board. ADC is producing samples with period Ts,...
3 meses hace | 2 respuestas | 0
2
respuestasPregunta
How are RFDC block and AXI4-Stream to Software block settings applied to the target board by SoC Builder?
Dear all, I am using SoC Blockset for a simple receiver design for AMD Zynq Ultrascale+ ZCU111 evaluation board. The Top mod...
4 meses hace | 1 respuesta | 0
1
respuestaPregunta
Spectrum block shows incorrect dbm value
Dear all, In the attached model NCO generates a sine wave of 32MHz and spectrum is set to RBW of 1MHz, 50Ohm resistance. We ...
4 meses hace | 1 respuesta | 0
1
respuestaPregunta
Does SoC Builder do build optimizations, can I see the resources mapping and can I change it?
Dear all, I am using SoC Blockset for a simple design for AMD Zynq Ultrascale+ ZCU111 evaluation board. If I understand it...
4 meses hace | 2 respuestas | 0
2
respuestasPregunta
Propagation of signals in RF Data Converter block in simulation and on hardware
Dear all, I am using SoC Blockset to design a simple receiver using AMD Zynq Ultrascale+ ZCU111 evaluation board. The relevan...
5 meses hace | 1 respuesta | 0
1
respuestaPregunta
RF Data Converter: input/output data types
Dear all, I am using the SoC Blockset add-on to create a design for ZCU111 evaluation board. 1) The RF Data converter bloc...
5 meses hace | 1 respuesta | 0
1
respuestaStep wise execution of "Transmit and Receive Tone Using AMD RFSoC Device" for ZCU208 RFSoC Board
The step-by-step explanation would be too conprehensive not only for explaining, but for reading also. The best thing to do is t...
5 meses hace | 0
Pregunta
AXI4-Stream to Software clock frequency does not match FPGA clock frequency
Dear all, I am using SoC Blockset add-on and checking out the example "Transmit and Receive Tone Using RFSoC Device" (https://w...
6 meses hace | 1 respuesta | 0
1
respuestaPregunta
Help to understand RF Data Converter clocking
Dear all, I am starting to use SoC Blockset add-on and now figuring out how RF Data Converter block works. For example I set...
6 meses hace | 1 respuesta | 0
1
respuestaPregunta
Cannot find SoCData and rteEvent datatypes characteristics
Dear all, I was trying to figure out the following about SoCData datatype: 1) What are its dimensions? 2) Is this real or ...
6 meses hace | 2 respuestas | 0
2
respuestasPregunta
Why do we need Asynchronous Task Specification block?
Dear all, I am learning how to work with SoC Blockset and curious about why we need Asynchronous Task Specification in Event-...
6 meses hace | 1 respuesta | 0
1
respuestaPregunta
Data types mismatch in Simulink
Dear all, in the attached file you can find a project, obtained by following the instructions in SoC Blockset User's Guide, ...
6 meses hace | 1 respuesta | 0
1
respuestaPregunta
Not possible to set-up SoC Blockset Support Package for AMD FPGA and SoC Devices
Dear all, I am using ZCU111 directly connected to PC with Ethernet cable and trying to install SoC Blockset Support Package fo...
7 meses hace | 1 respuesta | 0
