Main Content

HDL-Optimized System Design

Choose algorithms for wireless communications hardware system design

These blocks implement hardware-friendly architectures and support HDL code generation when used with HDL Coder™. The blocks on this page also have streaming interfaces that process a single sample or a vector of samples at a time, hardware control signals, and options to select different hardware implementations of their algorithms.

Blocks

expand all

CCSDS RS EncoderEncode message into RS codeword according to CCSDS standard
CCSDS RS DecoderDecode and recover message from RS codeword according to CCSDS standard
CCSDS LDPC DecoderDecode LDPC code according to CCSDS standard
DVB-S2 BCH DecoderDecode and recover message from BCH codeword according to DVB-S2 standard
DVB-S2 LDPC DecoderDecode LDPC code according to DVB-S2 standard
NR LDPC EncoderPerform LDPC encoding according to 5G NR standard
NR LDPC DecoderDecode LDPC code according to 5G NR standard
NR Polar EncoderPerform polar encoding according to 5G NR standard
NR Polar DecoderPerform polar decoding according to 5G NR standard
WLAN LDPC Decoder Decode LDPC code according to WLAN standard
RS EncoderEncode message to RS codeword
RS DecoderDecode and recover message from RS codeword
LDPC EncoderEncode quasi-cyclic low-density parity-check code
APP DecoderDecode convolutionally-coded LLR values using MAP algorithm
LTE Convolutional EncoderEncode binary samples using tail-biting convolutional algorithm
LTE Convolutional DecoderDecode convolutional-encoded samples using Viterbi algorithm
LTE Turbo EncoderEncode binary samples using turbo algorithm
LTE Turbo DecoderDecode turbo-encoded samples
Convolutional EncoderEncode data bits using convolution coding — optimized for HDL code generation
PuncturerPunctures data according to puncture vector
DepuncturerReverse puncturing scheme to prepare for decoding
Viterbi DecoderDecode convolutionally encoded data using Viterbi algorithm
LTE CRC EncoderGenerate checksum and append to input sample stream
LTE CRC Decoder Detect errors in input samples using checksum
NR CRC EncoderGenerate CRC code bits and append them to input data
NR CRC DecoderDetect errors in input data using CRC
DVB-S2 Symbol DemodulatorDemodulate complex constellation symbol to set of LLR values or data bits according to DVB-S2 standard
DVB-S2 Symbol ModulatorModulate data bits to complex constellation symbols according to DVB-S2 standard
LTE OFDM ModulatorModulate LTE resource grid and return time-domain OFDM samples
LTE OFDM DemodulatorDemodulate time-domain OFDM samples and return LTE resource grid
LTE Symbol ModulatorModulate data bits to complex LTE data symbols
LTE Symbol DemodulatorDemodulate complex LTE data symbols to data bits or LLR values
NR Symbol ModulatorModulate data bits to complex NR data symbols
NR Symbol DemodulatorDemodulate complex NR data symbols to data bits or LLR values
FFT 1536Computes fast-fourier-transform (FFT) for LTE standard transmission bandwidth of 15 MHz
OFDM Channel Estimator Estimate channel using input data and reference subcarriers
OFDM EqualizerEqualize OFDM data using channel estimates
OFDM ModulatorModulate frequency-domain OFDM subcarriers to time-domain samples for custom communication protocols
OFDM DemodulatorDemodulate time-domain OFDM samples and return subcarriers for custom communication protocols
Symbol DemodulatorDemodulate complex constellation symbol to set of LLR values or data bits
LTE Gold Sequence GeneratorGenerate Gold sequence