Test bench can't work for some 'entity' are not compiled in library 'xil_defaultlib'.

22 views (last 30 days)
Shu Hu
Shu Hu on 21 Mar 2022
I got the VHDL code using the System Generator, but there are some errors displayed as following figures. And the verilog HDL code could work generating from the same Simulink Model. Is there any setting should be done?Thank you very much.

Answers (1)

Bharath Venkataraman
Bharath Venkataraman on 21 Mar 2022
System Generator is a third-party blockset provided by Xilinx. For any further questions, please contact Xilinx technical support:

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by