Graham Reith, MathWorks
The development of electronic hardware can be a time-consuming and costly undertaking, with a significant proportion of the effort invested in verification. Recent developments in MATLAB® and Simulink® reduce the cost of developing FPGA and ASIC applications, through providing strong integration with conventional EDA workflows. This includes not only the efficient generation of RTL for implementation of algorithms, but also the generation of effective test benches to aid verification for both digital and mixed-signal systems. In this session, Graham demonstrates you how you can:
Recorded: 7 Oct 2014
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .Select web site
You can also select a web site from the following list:
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.